Answer:
As \[\Upsilon =A\,.\,B,\] the new logic gate obtained is an AND gate.
Inputs
Output of NAND
gate
Output of NOT gate
A
B
\[\Upsilon '=\overline{A.B}\]
\[\Upsilon =\overline{\Upsilon }'\]
0
0
1
0
0
1
1
0
1
0
1
0
1
1
0
1
You need to login to perform this action.
You will be redirected in
3 sec