Answer:
The logic circuit for the given combination of gates is shown below.
Truth table
A
B
\[\Upsilon '=A\,.\,B\]
\[\Upsilon =\overline{\Upsilon '.\Upsilon '}\]
0
0
0
1
0
1
0
1
1
0
0
1
1
1
1
0
You need to login to perform this action.
You will be redirected in
3 sec